A Design of BJT-based ESD Protection Device

However, because of the nature of avalanche-injection conductivity modulation, both structures provide low holding voltages when implemented in high v...

5 downloads 0 Views 826KB Size

Recommend Documents

CIRCUIT DESIGN CONCEPTS FOR ESD PROTECTION. 85. 1. ..... of the carriers have enough energy to surmount the oxide-silicon energy barrier, as it is ...

May 17, 2014 - the possible use of this device as an ESD protection in the 28 nm FDSOI technology. © 2014 Elsevier ... When an ESD event occurs, the current should not .... increased, but these two barriers prevent any carriers to flow from.

Abstract—This paper proposed a silicon controller rectifier (SCR) based ESD protection device to ... more than approximately 20V due to avalanche breakdown.

voltage tolerance to prevent overstress voltage on the thinner gate oxide of the devices in I/O buffers [1]–[3]. To avoid gate- oxide reliability issue without using ...

27. (HBM), low-voltage-triggered p-n-p (LVTp-n-p), optical-beam-. 28 induced resistance change (OBIRCH), photon emission micro-. 29 scope (EMMI). 30.

controlled rectifier (SCR) device has been used in on-chip ESD. Manuscript .... Without involving the avalanche breakdown mechanism, the P_STSCR and.

Aug 9, 2000 - while ESD protection devices may inevitably affect circuit operation, the use of ... Testing results for individual Cu ESD metal test ... Debugging.

can be simulated by different ESD test models categorized by its origins, upon which on-chip ESD protection circuits are tested and rated. 2.1 HBM Model. Human body model (HBM) [7, 8] simulates ESD events that occur when a charged human body contacts

protection circuit with the substrate-triggered technique for. 2.5V/3.3V tolerant ... and to prevent undesirable current leakage paths between the chips [1], [2].

2.2 Diode. 8. 2.3 NMOS Transistor. 9. 2.4 Silicon Controlled Rectifier. 11. 3. Experimental Techniques. 13. 3.1 Transmission Line Pulsing. 13. 3.2 Emission Microscopy. 14 ..... There is a fundamental difference between designing the protection circui

for the analysis of high-current high-voltage ESD discharge events. We analyze a modern ESD protection circuit with feed- back triggering using physical ...

Jun 8, 2010 - Need accurate RF ESD characterization. – Low-parasitic compact RF ESD protection design. – Whole-chip ESD protection circuit design ...

with various ESD protection design options, particularly of the .... lator ADS [18], to generate the reflection parameter ..... numerous invited talks and tutorials.

these systems poses a major design and reliability challenge. ... protection design options, particularly of the distributed protection ... circuit simulator ADS, to generate the reflection .... Approaches,” Tutorial Notes, EOS/ESD Symposium, 1999.

Aug 1, 2016 - avoid overstress issue without using additional high-voltage device, stacking low-voltage devices are usually used for the high-voltage output ...

Analysis and Design of ESD Protection Circuits for High-Frequency/RF. Applications. Choshu Ito .... circuit simulator ADS, to generate the reflection. Rinput. CESD ..... Approaches,” Tutorial Notes, EOS/ESD Symposium, 1999. [2] S. H. Voldman ...

(SCR) devices. Such traditional ESD protection devices are initially kept off in CMOS ICs. Under ESD zapping condition, the overstress ESD voltage causes the ...

concept of on-chip ESD protection for RF ICs is illustrated in Fig. 1 [1]. ... (low-C) design on ESD protection device to reduce the parasitic capacitance is a.

Multi-mode universal RF SoC ICs in SiGe BiCMOS .... Transmission-line. Attenuator. VDD. L ...... Fabricated in 6M 0.18µm CMOS with Al/Cu interconnects. 0.028.

rely on Silicon Controlled Rectifier (SCR) based protection devices [5, 12]. ... Zener diode, HV-PMOS, avalanche triggered SCR and the novel Hebistor.

events. We analyze a modern ESD protection circuit with feedback triggering using ... are very few carriers in the drain junction of the MOSFET up to the off-state ...

He is co-founder of the Dutch EMC/ESD Society, part-time lecturer at Post. Academic EMC courses for the ... falsely or incomplete! Single point at 70% of the pulse width with too low bandwidth. 8 .... necessary to recover. Connectors are being ...

4 shows that the on-set of drain avalanche ... Silicon Controlled Rectifier (SCR) has a good ESD .... only can cause the avalanche breakdown in the LDMOS.

Apr 1, 2010 - simulation, device simulation and circuit level simulation. ... can be generated by manual device set-up or process simulation. And obviously ... 446, April 2010, INTECH, Croatia, downloaded from SCIYO.COM .... Lifetimes of free-carrier