Jul 19, 2014 - spatially modulated and this effect is particularly important in high injection regime. In this work a description of the coupling betw...

3 downloads 0 Views 1MB Size

Contents lists available at ScienceDirect

Solid-State Electronics journal homepage: www.elsevier.com/locate/sse

Spice-compatible modeling of high injection and propagation of minority carriers in the substrate of Smart Power ICs Camillo Stefanucci ⇑, Pietro Buccella, Maher Kayal, Jean-Michel Sallese Swiss Federal Institute of Technology (EPFL), CH-1015 Lausanne, Switzerland

a r t i c l e

i n f o

Article history: Received 19 July 2014 Received in revised form 20 November 2014 Accepted 23 November 2014

The review of this paper was arranged by Prof. S. Cristoloveanu Keywords: Smart Power IC Power semiconductor devices Bipolar transistors Minority carriers Substrate noise

a b s t r a c t Classical substrate noise analysis considers the silicon resistivity of an integrated circuit only as doping dependent besides neglecting diffusion currents as well. In power circuits minority carriers are injected into the substrate and propagate by drift–diffusion. In this case the conductivity of the substrate is spatially modulated and this effect is particularly important in high injection regime. In this work a description of the coupling between majority and minority drift–diffusion currents is presented. A distributed model of the substrate is then proposed to take into account the conductivity modulation and its feedback on diffusion processes. The model is expressed in terms of equivalent circuits in order to be fully compatible with circuit simulators. The simulation results are then discussed for diodes and bipolar transistors and compared to the ones obtained from physical device simulations and measurements. Ó 2014 Published by Elsevier Ltd.

1. Introduction Power integrated circuits (IC) are affected by substrate noise due to the transient forward biasing of PN junctions during the circuit operating conditions [1,2]. In this case minority or majority carriers are injected into the substrate where they propagates by drift–diffusion reaching sensitive circuit and compromising their functionality. Parasitic bipolar junction transistor (BJT) paths are then activated by diffusion currents and if also drift currents are signiﬁcant, a local potential shift of the substrate is registered [3]. In Smart Power ICs where high-voltage and low-voltages stages co-exist, the reliability of the entire system can be seriously compromised by these substrate couplings [4]. The simulation of these effects is challenging because the bipolar couplings are strongly geometry dependent and compact models for parasitic BJTs cannot be developed for a general IC layout before circuit fabrication and characterization. To overcome this problem, a distributed modeling methodology of the substrate has been proposed [5] in order to simulate the diffusion currents and detect lateral parasitic BJTs between devices [6]. This model can be efﬁciently encapsulated in circuit simulators because it solves the spatial dependent diffusion equation of minority carriers

⇑ Corresponding author. E-mail address: [email protected]ﬂ.ch (C. Stefanucci). http://dx.doi.org/10.1016/j.sse.2014.11.016 0038-1101/Ó 2014 Published by Elsevier Ltd.

together with majority carriers drift currents. This avoids ﬁnite element simulations of the circuits by technological computer aided design (TCAD) software that are memory and time demanding [7]. However, if the diffusion currents are correctly modeled, the drift currents computation is assumed to be solely dependent on majority carriers. This is the typical case of mixed-signal substrate noise analysis where the resistivity of the substrate is modeled only as function of the doping proﬁle [8,9]. Nevertheless, the previous assumption is valid only in low injection regime. When a huge amount of minority carriers are injected into the substrate, they locally modify the resistivity of silicon and their drift currents cannot be neglected. This means that considering only diffusion of minority carriers is not enough for high injection regimes that typically occur in Smart Power ICs when N-wells are transiently biased below ground condition [10]. Simulations for these voltage ranges lead to big errors because of the lack of a proper modeling of high injection effects. As a consequence, this work focuses on the extension of the distributed substrate modeling methodology [11] for high injection regimes where drift currents of minority carriers are important. In this way the resistive behavior of parasitic BJTs can be correctly simulated with standard spice-like software and substrate currents can be predicted for all ranges of possible applied voltages. For this purpose, in Section 2 the distributed modeling methodology for the substrate is described and the physical coupling mechanisms between drift and diffusion currents of majority and

22

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

minority carriers are recalled. The main modeling issues for high injection regimes are then explained. The proposed models for substrate conductivity modulation and minority carriers drift– diffusion are presented respectively in Sections 3 and 4 in terms of voltages and currents for a piece of substrate. To simulate in circuit tools the overall couplings, an equivalent circuit of junctions is also required and reported in Section 5. Finally, the results of the implemented model are presented in Section 6 compared with TCAD simulations for diodes and parasitic BJT and with measurements of simple structures in Smart Power ICs. Conclusion is reported in Section 7. 2. Minority carriers modeling Power transistors can be simulated by compact models. However, parasitic vertical and lateral BJTs always exist between the different N and P doped wells of the circuit. The corresponding junctions are normally reverse biased without compromising the reliability of the chip but during power stages switching they undergo to forward bias activating latch-up current paths. As a result, there is the need of adding to the transistor models a network of parasitic components related to the IC substrate (see Fig. 1). The overall substrate equivalent network can be then interfaced to the compact models of transistors. If on one side vertical BJTs can be characterized, all attempts to model parasitic lateral BJTs failed because they are dependent on the circuit layout (e.g. on the distance of various transistors). Instead of characterizing each bipolar combination between different wells, a multi-junction approach is preferred. As described in [12], the substrate can be divided in blocks creating a three dimensional equivalent parasitic network. When a PN junction is detected a diode is added to simulate injection or collection of minority carriers otherwise a diffusion resistor is placed. An example is reported in Fig. 1 assuming for simplicity rectangular shaping of diffusion wells. A part from the two terminals carrying physical voltages and currents as in substrate noise models [8], the introduced components have additional terminals to generate and propagate minority carriers. On these new terminals equivalent voltages V eq are proportional to the minority carriers excess concentration and equivalent currents Ieq are proportional to their gradient. Solving the Kirchhoff’s voltage law (KVL) and current law (KCL) to the added nodes, the complete distribution of minority carriers is simulated and bipolar paths can be detected [5]. Similar modeling approach for power diodes has been proposed in [13].

The minority carriers propagation is implemented in each component by analytic solution of 1D diffusion equation. However, in high injection conditions (i.e. injected minority carriers concentration comparable with doping) coupling mechanisms with majority carriers are signiﬁcant. As reported in Fig. 2, if on one side the excess concentration of injected carriers modulates the conductivity and then the substrate voltage drop, on the other side non negligible electric ﬁeld appears adding a drift component to the diffusion of minority carriers. These coupling mechanisms are not included in the state-ofthe-art modeling of the substrate and only TCAD based approaches are then available to simulate such effects. The objective of this work is then to provide a solution to the following three main modeling issues arising in high injection condition: (i) Substrate conductivity modulation: if there is high injection of minority carriers the conductivity of silicon is spatially modulated depending on the injected concentration of electrons or holes. Because of the increase of minority carriers drift currents, the local potential drops are also affected by minority carriers and classical substrate tools do not predict the potential shift of the substrate; (ii) Minority carriers propagation: in high injection spatial dependent electric ﬁeld appears and closed form solution of the drift–diffusion equations does not exist because of the high coupling between minority and majority carriers. The proposed approach in this case is to avoid analytical formulas and to use instead a ﬁnite difference scheme to discretize continuity equations for minority carriers. The goal is to properly model the coupling between electrons and holes maintaining the same propagation approach with KCL and KVL; (iii) Modeling of junctions: abrupt changes of carriers concentrations and electric ﬁelds appears at junctions. These phenomena strongly affects the propagation of electrons and holes due to the presence of energy barriers. This is not only the case of PN junctions but also of homojunctions PP+, NN+ situated at the contacts [14] where boundary conditions are applied. In these regions a compact model including minority carriers is then required. As a result, a spatial distributed model is used for the propagation of carrier in the whole substrate and only at PN junctions and contacts a compact model is applied. In the following sections the proposed solutions for the modeling of these issues will be detailed. 3. Substrate conductivity modulation To develop the substrate model, one dimensional drift–diffusion model is assumed for electrons and holes. For simplicity a

Fig. 1. Proposed substrate modeling methodology with distributed substrate parasitic network including minority carriers propagation.

Fig. 2. Coupling mechanisms between majority and minority drift–diffusion processes described in terms of total current circuit and minority carriers propagation circuit.

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

P-doped piece of substrate with doping concentration N a is considered hereafter, but same considerations can be applied for N-doped silicon. In order to simplify the problem the quasi-neutrality is assumed, i.e. the excess of holes (majority carriers) is equal to ^ðxÞ ’ n ^ ðxÞ. This the one of injected electrons (minority carriers) p assumption is very effective as it avoids to add Poisson’s equation to the model, since the electric ﬁeld EðxÞ is assumed constant in the considered volume of cross section A and length Dx. This quasi-neutrality hypothesis can be assumed valid both in low injection and in high injection. In the ﬁrst case EðxÞ ’ 0 and no signiﬁcative voltage drop appears, while in high injection con^ðxÞ n ^ ðxÞ is much ditions where the electric ﬁeld is signiﬁcative, p ^ ðxÞ and can be neglected. less than injected minority carriers n Under these conditions the total constant current density ﬂowing in the semiconductor can be written as:

^ dn ^ Þ þ ln ðn0 þ n ^ÞE þ qðDn Dp Þ J ’ q½lp ðNa þ n dx |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ} |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ ﬄ} J ohm

ð1Þ

J bulk

where ln;p are the carriers mobilities assumed constant, Dn;p the diffusivity coefﬁcients where Einstein’s relations can be used and n0 the equilibrium concentration of electrons. Two contributions to the total current can be recognized: the ohmic part J ohm proportional to the applied voltage drop assuming a constant electric ﬁeld E ’ DV=Dx, and a correction term J bulk taking into account the difference between majority and minority diffusion currents. Due to the quasi-neutrality hypothesis J bulk is solely proportional to the gradient of injected minority carriers. The conductivity of the semiconductor piece is then modulated by the spatial dependent excess of minority carriers as:

rðxÞ ¼ q½lp ðNa þ n^ðxÞÞ þ ln ðn0 þ n^ðxÞÞ

ð2Þ

Two limit cases can be analyzed: ^ N a : in this case the conductivity is not Low injection n spatially dependent and it is mainly determined by the doping. This is the case considered in all previous models of substrate [8].

r0 ¼ qðlp Na þ ln n0 Þ ’ qlp Na

ð3Þ

^ N a : in this case the conductivity Very high injection n is strongly spatial dependent and it is determined only by minority carriers excess concentration.

rHI ðxÞ ’ qðlp þ ln Þn^ðxÞ

ð4Þ

In medium or high injection conditions the general Eq. (2) should be used. Notice that in the case of P-type substrate in high injection, the J ohm is mainly dominated by electrons (minority carriers) drift current that is bigger than holes (majority carriers) current due to the mobility ratio.

Fig. 3. Total current equivalent circuit with conductivity modulation by minority carriers for a P-type substrate.

23

The equivalent substrate circuit corresponding to Eq. (2) for the total current propagation is reported in Fig. 3 where A represents the cross section area of the considered substrate volume. The inspection of the circuit shows the standard resistive element of substrate noise analysis (conductance G0 ), plus a term that is proportional to the minority carriers injection level (conductance Gmin ). The physical current Itot includes the contributions of drift and diffusion of both majority and minority carriers. The J bulk correction term (proportional to ðDn Dp Þ) is usually smaller than the rest but it can have a non negligible effect [15] thus it should be added for completeness. 4. Minority carriers propagation via drift–diffusion mechanism For a complete description of the drift–diffusion processes ^ and grainside a silicon volume, minority carriers concentration n ^ =dx should be known (cf. Eq. (1)). Minority carriers propadient dn gates by drift–diffusion mechanism and it is assumed that they fully recombine at ohmic contacts. In high injection conditions, the solution of the stationary drift– diffusion differential equations cannot be written in closed form. To model the propagation of minority carriers a different approach should be used. The quasi-neutrality assumption strongly simpliﬁes our analysis because only minority carriers continuity equation is considered. In case of a P-doped silicon, the one-dimensional continuity equation to solve can be written in the stationary case as:

^ ðxÞ ^ ðxÞ d dn n ^ðxÞEðxÞ þ qDn ¼q q ln n dx dx sn

ð5Þ

where sn is the lifetime of electrons and a simple recombination model proportional to the excess of minority carriers is considered. Applying a central difference ﬁnite-difference scheme this equation can be linearized in a length Dx of the space. This corresponds to the discretization of the substrate volume proposed in the modeling methodology. The linearized equation can be expressed in terms of an equivalent P-circuit as the one presented in Fig. 4. The equivalent voltage is proportional to the excess concentra^ , where the elementary charge q is added tion of electrons V eq ¼ qn for scaling purposes. The equivalent current ﬂowing in the circuit is instead proportional to the minority carriers gradient and corre^ =dx. Knowing V eq ; Ieq sponds to a diffusion current Ieq ¼ qADn dn allows to correctly model Gmin and J bulk terms of Fig. 3 introducing couplings between the two circuits. For low injection condition (E ¼ 0) the proposed circuits are decoupled and the resulting network is equivalent to the substrate modeling methodology presented in [11]. In the minority carriers circuit of Fig. 4 three components similar to the Linvill’s circuit ones [16] can be recognized: 1. The diffusance Gd is a conductance dependent on the diffusivity and regulates the diffusion current Ieq :

Fig. 4. Minority carrier equivalent circuit for electrons (P-type substrate) including drift terms.

24

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

Gd ¼

ADn Dx

ð6Þ

2. The combinance Gc is a conductance dependent on the lifetime and regulates the portion of minority carriers that recombines in the considered volume:

Gc ¼

ADx 2sn

ð7Þ

3. The driftance g md is a transconductance that weights the contribution of the electric ﬁeld (drift term) and it is dependent on the average minority carriers concentration:

g md ¼ Aln

V eq;1 þ V eq;2 2

ð8Þ

Although similarities, the derivation of this circuit is different from the Linvill’s one. As a result, in our proposed modeling methodology only minority carriers and constant total current are considered without the need of majority carriers diffusion modeling nor Poisson’s equation inclusion. The simpliﬁcation of three semiconductor equations into one has been possible with the quasineutrality hypothesis. This is the main advantage compared to standard numerical modeling or more complete approaches like the Sah’s circuit [17] where quasi-fermi levels are considered as variables instead of carriers concentrations. Furthermore, the presented circuit for minority carriers is equivalent to the one used in transmission-line modeling (TLM) [18]. With respect to TLM, our approach differs by 2 major contributions: the model of the electric ﬁeld effect (drift) on minority carriers propagation (diffusion) is more detailed since spatial dependent ﬁeld is included; minority carriers circuit is coupled back to the total current circuit where majority carriers are taken into account. To solve this coupled system, boundary conditions are applied from the contacts. They can be current (Neumann’s condition) or voltages (Dirichlet’s conditions) for the total current circuit and total recombination V eq ¼ 0 (Dirichlet’s condition) for minority carriers. Using then KVL and KCL to the different blocks interconnected together, the overall distribution of currents, voltages and minority carriers is obtained with standard circuit simulators. 5. Equivalent circuits of junctions Apart from propagation, also injection of minority carriers must be taken into account. This injection occurs at PN junctions which can be viewed as source regions of electrons and holes. For a correct current estimation, a modeling is required also in high injection since the injected carriers concentration slowly saturates for high applied forward bias voltages. Hereafter equivalent abrupt proﬁle junctions will be considered. However, in real circuits the doping proﬁle is spatial dependent and there are regions where PP+ or NN+ junctions appears. This large discontinuity of doping is the typical case of contacts. At these interfaces the minority carriers boundary conditions changes thus they cannot be neglected. In the following subsections the modeling of homo- and hetero-junctions with equivalent circuits will be presented.

simplicity the presence of a space charge zone, it is interesting to investigate the effects of these homojunctions on minority carriers propagation. From the point of view of total current a PP+, NN+ junction can be seen as a resistance discontinuity where the voltage drop abruptly changes. In this case connecting together two total current circuits with different doping will be enough. This is evident in the general homojunction equivalent circuit reported in Fig. 5, where for the total current two silicon resistive elements are simply interconnected together. On the contrary, for minority carriers excess concentration a jump is registered to fulﬁll Boltzmann’s statistics. Assuming quasi-neutrality out of the equilibrium, the mass action law ^ 1 on imposes a relation between the injected minority carriers n ^ 2 on the P+ side (Eq. (9)). the P side and n

^ 1 ðNa;1 þ n ^1 Þ ¼ n ^ 2 ðNa;2 þ n ^2 Þ n

This condition can be modeled as discontinuity of minority carriers concentration and then as a drop of equivalent voltages ^2 n ^ 1 Þ. The introduced voltage discontinuity can be DV eq ¼ qðn viewed as a reﬂection of minority carriers at the PP+ interface which changes the recombination boundary condition. This leads to ‘‘minority carriers mirrors’’ effects as detailed in [14]. 5.2. Heterojunction circuit In a PN junction there is an exchange of minority–majority carriers. At the border of the depletion region between the metallurgical junction, minority carriers excess concentration is regulated by junction laws that fulﬁll the Boltzmann statistics. If in low injection Shockley boundary conditions can be used with an exponential injection of carriers, in high injection more general Misawa boundary conditions apply [19]:

ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ 1 0v V þV r ﬃ u j u 2 Vt 4ni e 1 u C B N t C ^n ’ d B 1C p B 1þ 2 A 2 @ Nd ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ 1 0v V þV r ﬃ u j u 4n2i e V t 1 u C B N t C ^p ’ a B 1 n C B 1þ A 2 @ N2a

ð10Þ

ð11Þ

where ni is the intrinsic concentration of carriers in silicon, V t is the thermal voltage, V r a voltage correction term, N a the doping of Pside and Nd the doping of N-side assuming abrupt junction. In low injection case the ’ eV j =V t dependency is obtained while in high injection ’ eV j =2V t is expected. As shown in Fig. 6, Eqs. (10) and (11) are equivalent to voltage sources of minority carriers concentration controlled by the voltage drop across the junction V j ^n and V eq;p ¼ qn ^ p ). (namely V eq;n ¼ qp Since with high injection the maximum voltage drop across the junction saturates to the built-in potential V bi , the carriers injection is expected to saturate. Despite this, the injected carriers level is

5.1. Homojunction circuit Two differently P-doped (or N-doped) regions of the substrate constitute a high-low doped homojunction. Neglecting for

ð9Þ

Fig. 5. Homojunction (PP+) equivalent circuit.

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

25

high-voltage technology has been also measured and compared with model results. 6.1. Resistivity of PN junctions

Fig. 6. Heterojunction (PN) equivalent circuit.

dependent on the quasi-fermi potentials (called imref) splitting that in high injection is not corresponding to the voltage drop anymore. From the deﬁnition of imref, the correction term V r dependent on the minority carriers gradient is added and deﬁned as:

^p ^n Na þ n Nd þ p V r ¼ V t ln þ V t ln ^1 ^2 Na þ n Nd þ p |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ} |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ} p-side

ð12Þ

n-side

^p ; p ^n are the excess carriers concentrations at the In Eq. (12) n ^1 ; p ^2 the concentraboundaries xp ; xn of the depletion region and n tions at W p and W n geometrical boundaries respectively (see Fig. 6). As a consequence the injected concentration of minority carriers could continue to increase also in high injection and does not completely saturates. Finally, to ensure that the total current Itot ﬂowing inside the system is conserved (solenoidal current), the current Itot in the total current circuit is imposed by minority carriers currents of electrons at P-side boundary xp and of holes at N-side boundary xn . In low injection these are diffusion currents, in high injection they become mainly drift currents also for minority carriers while generally Eq. (13) applies. Taking into account all these aspects, the equivalent circuit of a PN heterojunction is reported in Fig. 6 where Thevenin’s theorem is applied to simplify unnecessary components (see shaded elements).

Itot ¼ In;drift ðxp Þ þ In;diff ðxp Þ þ Ip;drift ðxn Þ þ Ip;diff ðxn Þ |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ} |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ} In

ð13Þ

Ip

6. Model validation The presented models for diffusion resistance, homojunction and heterojunction have been implemented in VerilogA code and simulated in Spectre circuit simulator. The validation of the results is done by comparison with TCAD simulations in one dimensional structures. Synopsys Sentaurus Device simulator has been used for this purpose. The required parameters of the VerilogA model are the doping concentrations, the lifetime of carriers and the geometrical dimensions. These parameters are equals to the one set in TCAD simulations and follows the same doping and temperature dependencies. In particular, Arora’s mobility model [20] has been used to evaluate the silicon resistivity and Scharfetter relation is used for lifetime [21]. An additional recombination lifetime tuning parameter is added in the VerilogA code to take into account the generation–recombination processes for reverse bias and low forward bias region [22]. In each simulation the parameter values are set by the geometry and dopant densities and no additional ﬁtting parameters are added (e.g. no series resistance parameter is present). Since the proposed modeling methodology is junction based, ﬁrst the behavior of diodes in high injection is investigated and then the typical conﬁguration of parasitic BJT between two wells in a Smart Power ICs is studied. Finally, a lateral parasitic BJT in

To study the resistivity of a PN junction, a diode with N-side doping concentration of N d ¼ 1017 cm3 and with a low doped Pside with N a ¼ 7 1014 cm3 has been considered as case-study. Two P+ and N+ end contacts of 200 nm thickness and 2 1019 cm3 dopant concentration have been added. The geometrical dimensions and the equivalent circuit modeling is presented in Fig. 7. For a cross section area of 2:5 lm2 the classical equivalent doping dependent series resistance of this low-doped silicon volume is about 780 kX. It is expected that when high injection is reached the current ﬂowing in the semiconductor will be limited by this huge resistivity. However, simulations show that several hundred of milliampere can ﬂow in this diode when forward bias is greater than 1 V. Simulation results of forward bias up to 2 V IV characteristics are reported in Fig. 8 for TCAD and VerilogA coded model at different temperatures. The temperature dependency follows the same empirical formulas for the silicon bandgap, the intrinsic carriers concentration, the mobility and the lifetime in the VerilogA code and in TCAD. In these simulations mobility degradation due to electric ﬁeld is disabled because the values of electric ﬁeld in the P and N side do not change remarkably the mobility value even in high injection. Moreover, the ohmic contact is assumed to have zero-resistance in order to check the model of the intrinsic conductivity modulation of the device. In reality the presence of a contact resistance can limit the current ﬂowing in the device as shown in the measurements reported in Section 6.3. The model results are in good agreement with physical device results in high injection regime only when conductivity modulation is taken into account. If the coupling mechanisms of Fig. 2 are disabled in the model, the classical doping dependent resistivity is instead simulated. This simulation clearly shows that if the overestimation of the diode resistance due to standard dopingdependent conductivity model is applied, it results in orders of magnitude error in the current. The effect of conductivity modulation to the average series resistances of P and N sides is reported in Fig. 9. It is clear that P-side undergoes high injection before N-side as expected by doping difference inspection. The resistance is much lower for high applied voltages than the one of a pure silicon piece doped N a or N d . In the ﬁrst case few ohm series resistances as expected for diodes are obtained, while in low injection several kX as expected for integrated diffusion resistors are simulated. The same behavior is present in the base resistance degradation of BJTs [23]. As previously described, the conductivity is also spatially modulated in the P and N region by carriers injection. Repeating the simulation with 10 subdivisions of the P-side at 1.2 V forward bias,

Fig. 7. Simulated N+NPP+ junction (top) with equivalent circuit (bottom).

26

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

counterintuitive effect is due to the PP+ interface that accumulates electrons. If the P+ is removed the simulation shows indeed the opposite behavior where more electrons are injected at the PN junction while total recombination is imposed at the metallization. The reported simulation is then a proof of the importance of homojunctions in minority carriers modeling. Moreover, if there are more electrons at PP+ interface, this means that in high injection the gradient of minority carriers reverses and the diffusion current is negative. This effect is conﬁrmed in Fig. 11 around 0.7 V, where it can be noticed also the increasing importance of minority carriers drift current when large forward bias voltages are applied. As expected in very high injection the drift current of electrons is the dominant one for the P-side of the diode (e.g. at 1.5 V the electron current is 19 mA while the hole current is 8 mA). 6.2. Parasitic lateral BJT simulations

Fig. 8. Simulated diode IV characteristic from low to high injection at different temperatures.

Fig. 9. Simulated resistance variation in the proposed model due to the injection of minority carriers at different bias levels.

Since the proposed model is able to propagate minority carriers, bipolar transistors can be simulated just interconnecting the different devices together. Let’s consider typical aggressor–victim conﬁguration in Smart Power ICs between 2 equal N-wells with average donor doping concentration N d ¼ 1017 cm3 . One of the two wells is supposed to undergo below ground condition injecting electrons in the substrate (emitter N 1 ) and the other is reverse biased at the supply voltage of 50 V collecting the current (collector N 2 ). The low-doped P substrate with an equivalent doping of N d ¼ 4 1015 cm3 is biased at 0 V and it acts as the base of the parasitic lateral BJT. This conﬁguration can be simulated with an equivalent NPN bipolar transistor whose parameters and the equivalent circuit model are reported in Fig. 12. P+ and N+ contacts implantations doped 1019 cm3 are also included for completeness. The simulation results of base, emitter and collector currents are reported in the Gummel plot of Fig. 13 in the case where the two wells are separated by a distance d ¼ 20 lm with the base contact in the middle. A good agreement of the circuit model with TCAD from low to high injection levels is present. In particular around 1.2 V the base current becomes larger that the collector current because at these voltage ranges drift mechanisms are dominant. This gain degradation can be also be viewed in the high injection roll-off of the b reported in Fig. 14. In the same graph is also reported the b of the same transistor where P+ contact is

the space modulation is clearly visible as reported in Fig. 10. In particular, the resistance is lower near the PN junction and is higher near the PP+ junction. This means that electrons are more concentrated at the homojunction PP+ than at the heterojunction PN. This

Fig. 10. Conductivity modulation simulated with the proposed circuit model in the P-side at 1.2 V with and without P+ contact (cf. Fig. 7).

Fig. 11. Drift and diffusion currents of majority and minority carriers simulated with the circuit model in P-side at 1 lm from the junction (see cutline in Fig. 7) as a function of the applied bias voltage.

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

27

Fig. 12. Simulated parasitic BJT (top) with equivalent circuit (bottom) including N+ and P+ contact resistances.

Fig. 13. Gummel plot simulation for a base length d ¼ 20 lm. Dots are from TCAD simulations and continuous lines from circuit model. The inset shows the detail of currents in high injection.

removed and 0 V is applied directly to the low doped substrate. The huge difference is due to the presence of the homojunction which does not fully recombine the electrons letting them pass through the base towards the collector (minority carrier mirror). Once again the simulation and modeling of homojunctions is proved to be fundamental in minority carriers propagation modeling. If now the distance between the two wells is doubled, the bipolar effect is weakened. To study the effect of wells-distance on their coupling, it is sufﬁcient to add more diffusion resistors in the base equivalent circuit (assuming the base contact kept in the middle). From the new simulations at d ¼ 40 lm (both model and TCAD, see Fig. 14) a 30% reduction of the gain of the parasitic BJT is obtained. The simulated base transport factor a reported in Fig. 15 shows that in all low injection regime the new distance has practically no impact and the two wells are strongly coupled (a ’ 1). However, in high injection the effect of increasing the base resistance

Fig. 14. Simulated gain b for different base lengths. Dots are from TCAD simulations and continuous lines from circuit model.

Fig. 15. Simulated base transport factor a for two different base lengths. Dots are from TCAD simulations and continuous lines from circuit model.

28

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

the emitter, base and collector terminal to include the effects of parasitic metal resistances connections to the external IC pads. The measured and simulated Gummel plot of the parasitic lateral NPN is reported in Fig. 17 together with the a variation from low to high injection regime. Simulations and measurements are in agreement with an average error of 30%. 7. Conclusion

Fig. 16. Layout of the realized lateral NPN transistor in 0.35 lm Smart Power technology (top) and corresponding simpliﬁed cross section with simulated 2.5D substrate circuit (bottom).

Substrate couplings in Smart Power ICs require the modeling of minority carriers in circuit simulators. In high injection condition drift currents are dominant and the substrate conductivity is strongly modulated by the injection of electrons and holes. Equivalent circuits for diffusion resistances, heterojunctions and homojunctions have been then proposed and implemented in VerilogA to extend the simulation of drift–diffusion currents in spice-like tools. The proposed models allows fast substrate simulations of minority carriers from low to high injection voltage ranges. Results are in good agreement with TCAD device simulations with an improvement of simulation time around 1000. The spatial modulation of substrate resistance has been veriﬁed for diodes and bipolar transistors. Simulations showed that the model is able to detect points where drift current and resistive effects became dominant and their impact on the parasitic coupling between 2 wells. Acknowledgments This work has been sponsored by the European Commission under European FP7 AUTOMICS project. The authors acknowledge the University Pierre Marie Curie (UPMC, Paris) research group of Prof. R. Iskander for the fruitful discussions on minority carriers couplings in Smart Power ICs. References

Fig. 17. Gummel plot and base transport factor a for the structure in Fig. 16. Measurements (continuous line) and spice simulation (dots) comparison.

(see R1 and R2 in Fig. 12) reduces the coupling. The good agreement of the results proves that the base resistance composed by the interconnection of R1 ; R2 and R3 is well modeled. The results match with TCAD predictions and the circuit simulations can be quickly repeated for several other geometrical conﬁgurations with a gain of around a factor 1000 in simulation time. 6.3. Parasitic lateral BJT measurements In order to validate the proposed model, a dedicated test structure was designed in a Smart Power 0.35 lm technology to compare measurement with spice simulations. The test structure (see Fig. 16) consists of two aligned high voltage N wells distant d ¼ 71 lm with area equal to ’ 15; 000 lm2 . Each well is surrounded by a 4.5 lm wide substrate P+ contact ring connected to ground. During the measurements done on probe station, the emitter voltage VE was swept from 0 V to 1.4 V while the collector was biased to a constant voltage VC ¼ 10 V. Under these bias conditions, the parasitical lateral NPN was activated and characterized from low to high injection. Due to the particular long well shape, the proposed structure can be simulated using a 2.5D substrate equivalent equivalent circuit model. The corresponding parasitic substrate network is derived from the layout cross sections and shown in Fig. 16. The ﬁnal VerilogA model parameters match the technology average substrate and N-wells doping concentrations. In this case, a lumped element standard resistance was connected in series with

[1] Binet V, Savaria Y, Meunier M, Gagnon Y. Modeling the substrate noise injected by a DC–DC converter. In: IEEE international symposium on circuits and systems (ISCAS); 2007. p. 309–12. doi:http://dx.doi.org/10.1109/ ISCAS.2007.378397. [2] Horn W, Zitta H. A robust smart power bandgap reference circuit for use in an automotive environment. IEEE J Solid-State Circ 2002;37(7):949–52. http:// dx.doi.org/10.1109/JSSC.2002.1015695. [3] Schenkel M, Pfaefﬂi P, Mettler S, Reiner W, Aemmer W. Measurements and 3D simulations of full-chip potential distribution at parasitic substrate current injection. In: Proc of the European solid-state device research conference (ESSDERC); 2000. p. 600–03. doi:http://dx.doi.org/10.1109/ESSDERC. 2000.194849. [4] Murari B, Bertotti F, Vignola G, Andreini A. Smart power ICs: technologies and applications. Springer-Verlag GmbH; 2002. [5] Lo Conte F, Sallese JM, Pastre M, Krummenacher F, Kayal M. Global modeling strategy of parasitic coupled currents induced by minority-carrier propagation in semiconductor substrates. IEEE Trans Electron Dev 2010;57(1):263–72. http://dx.doi.org/10.1109/TED.2009.2035025. [6] Lo Conte F, Sallese J-M, Kayal M. Circuit level modeling methodology of parasitic substrate current injection from a high-voltage H-bridge at high temperature. IEEE Trans Power Electron 2011;26(10):2788–93. http:// dx.doi.org/10.1109/TPEL.2011.2119495. [7] Kollmitzer M, Olbrich M, Barke E. Analysis and modeling of minority carrier injection in deep-trench based BCD technologies. In: Conference on PhD research in microelectronics and electronics (PRIME); 2013. p. 245–48. doi:http://dx.doi.org/10.1109/PRIME.2013.6603160. [8] Clement F, Zysman E, Kayal M, Declercq M. LAYIN: toward a global solution for parasitic coupling modeling and visualization. In: Proc of the custom integrated circuits conference (CICC); 1994. p. 537–40. doi:http://dx.doi.org/ 10.1109/CICC.1994.379665. [9] Stanisic B, Verghese N, Rutenbar R, Carley L, Allstot D. Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis. IEEE J Solid-State Circ 1994;29(3):226–38. http://dx.doi.org/10.1109/ 4.278344. [10] Schenkel M, Pfaefﬂi P, Wilkening W, Aemmer D, Fichtner W. TCAD based design methodology for substrate current control in smart power ICs. In: Proc of the European solid-state device research conference (ESSDERC); 2002. [11] Lo Conte F, Sallese JM, Kayal M. Modeling methodology of high-voltage substrate minority and majority carrier injections. In: Proc of the European

C. Stefanucci et al. / Solid-State Electronics 105 (2015) 21–29

[12]

[13]

[14]

[15]

[16] [17]

solid-state device research conference (ESSDERC); 2010. p. 194–97. doi:http:// dx.doi.org/10.1109/ESSDERC.2010.5618395. Lo Conte F, Sallese JM, Pastre M, Krummenacher F, Kayal M. A circuit-level substrate current model for smart-power ICs. IEEE Trans Power Electron 2010;25(9):2433–9. http://dx.doi.org/10.1109/TPEL.2010.2048761. Ma C, Lauritzen PO, Sigg J. Modeling of power diodes with the lumped-charge modeling technique. IEEE Trans Power Electron 1997;12(3):398–405. http:// dx.doi.org/10.1109/63.575666. Stefanucci C, Buccella P, Kayal M, Sallese J. Inﬂuence of enhanced contact doping to minority carriers diffusion. In: Conference on PhD research in microelectronics and electronics (PRIME); 2014. doi:http://dx.doi.org/ 10.1109/PRIME.2014.6872738. Buccella P, Stefanucci C, Sallese J, Kayal M. Spice simulation of substrate minority carriers propagation with equivalent electrical circuit. In: International mixed design of integrated circuits and systems conference (MIXDES); 2014. doi:http://dx.doi.org/10.1109/MIXDES.2014.6872215. Linvill J. Lumped models of transistors and diodes. Proc IRE 1958;46(6):1141–52. http://dx.doi.org/10.1109/JRPROC.1958.286896. Sah CT. Equivalent circuit models in semiconductor transport for thermal, optical, auger-impact, and tunnelling recombination–generation–trapping

[18]

[19] [20]

[21]

[22]

[23]

29

processes. Phys Status Solidi (a) 1971;7(2):541–59. http://dx.doi.org/ 10.1002/pssa.2210070229. Al-Zeben MY, Saleh AHM, Al-Omar MA. TLM modelling of diffusion, drift and recombination of charge carriers in semiconductors. Int J Numer Model: Electron Netw, Dev Fields 1992;5(4):219–25. http://dx.doi.org/10.1002/ jnm.1660050403. Hauser J. Boundary conditions at p–n junctions. Solid-State Electron 1971;14(2):133–9. http://dx.doi.org/10.1016/0038-1101(71)90088-8. Arora N, Hauser JR, Roulston D. Electron and hole mobilities in silicon as a function of concentration and temperature. IEEE Trans Electron Dev 1982;29(2):292–5. http://dx.doi.org/10.1109/T-ED.1982.20698. Law M, Solley E, Liang M, Burk D. Self-consistent model of minority-carrier lifetime, diffusion length, and mobility. IEEE Electron Dev Lett 1991;12(8):401–3. http://dx.doi.org/10.1109/55.119145. Sah C, Noyce R, Shockley W. Carrier generation and recombination in P–N junctions and P–N junction characteristics. Proc IRE 1957;45(9):1228–43. http://dx.doi.org/10.1109/JRPROC.1957.278528. Yuan J-S, Liou J, Eisenstadt W. A physics-based current-dependent base resistance mode for advanced bipolar transistors. IEEE Trans Electron Dev 1988;35(7):1055–62. http://dx.doi.org/10.1109/16.3364.

Our partners will collect data and use cookies for ad personalization and measurement. Learn how we and our ad partner Google, collect and use data. Agree & close